


[illegible]

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

input address	output address
00	00
01	01
⋮	⋮
47	C0
⋮	⋮

Fig. 10




Fig. 11
PRIOR ART





Fig. 12
PRIOR ART



control signal to each block